Graphical System Designer for Papilio FPGA

Papilio system on chip graphical designer
Hello friends this is a cool project about designing your System On Chip graphically.
As we all know that Xilinx has built in schematic editor but you can use only the basic parts with this.
If you need to make a soft processor in your system with three uarts and one timer what would you do?
Here is the answer, download the Papilio System On Chip Schematic editor library and make your own System inside FPGA
This library includes Zpuino and AVR8 soft processors at  present but new processors to be included…
have a look at the video which explains downloading, embedding the library with Xilinx webpack, and using it.

Speak Your Mind